
a first centerline between the first and second sides; a second integrated circuit having a second pattern of elements, a third side and a fourth side opposing the

Full

O Details 関 Text 😭 Image 🖺 HTML



5,691,570

wafer, only one manufacturing process is sufficient. According to the present invention, all IC patterns are subjected to the same misalignment in the mask and shape fluctuations in the manufacturing process, so that lot-to-lot variations are cancelled and manufacturing time is shortened. According to the present invention, a reverse pattern may be an upsidedown mirror image, instead of a right and left mirror image, of a normal pattern.

FIG. 12 shows a semiconductor wafer on which IC patterns are sequentially exposed by a stepper with use of the photomask (reticle) of FIG. 9. There are normal IC patterns p and reverse IC patterns q. The reverse IC pattern q is a mirror image of the normal IC pattern p. Four pairs of normal and reverse IC patterns are alternately arranged in each of four rows on the semiconductor wafer. The arrangement of FIG. 12 is only an example. The number of pairs of normal and reverse IC patterns on a wafer is determined according to the area of the wafer and the exposing area of a stepper. The number of IC patterns in a mask also determines the total number of IC patterns on a wafer, as shown in FIGS. 19 and 11. The number of IC patterns is properly determined according to requirements. In FIGS. 9 to 11, a normal IC pattern and a reverse IC pattern forms a pair so that the total number of IC patterns is even. It is possible to employ a mask including an odd number of IC patterns. More normal products are needed in the market than reverse products, so that more normal IC patterns may be formed than reverse IC patterns on a wafer. For example, a mask having two normal IC patterns and a reverse IC pattern may be used to expose a wafer by a stepper.

Although the above explanation is based on photolithography employing a photomask or a reticle, the present invention is also applicable to electron beam exposure or X-ray exposure, or even a direct writing method without a mask or a reticle. In any case, the present invention forms at least a pair of normal and reverse IC patterns each being a micror image of the other on a semiconductor wafer.

FIG. 13 shows a photomask or a reticle according to the second embodiment of the present invention. The mask includes a normal IC pattern, a reverse IC pattern, and a test 40 tests circuit pattern. The test circuit pattern is used to form a test circuit that carries out, for example, a reliability test on the normal and reverse ICs. FIG. 14 shows only the metal wirings around the test circuit. The test circuit area 4 is used to form the test circuit 444, a connection terminal 445 for supplying an external control signal to the test circuit 444 and an internal signal output terminal 446 used to monitor test signals. The normal and reverse ICs are symmetrical with respect to the test circuit area 4, so that the ICs are easily connected to the test circuit through metal wirings 449. Unlike the prior art that provides each of normal and reverse ICs with a test circuit, the second embodiment of the present invention lets two, four, eight, or more RCs share a test circuit, thereby increasing the effective area of each chip and the integration of a semiconductor product.

FIGS. 15A and 15B show a probe card for testing a semiconductor wafer having ICs according to the first embodiment of FKGS. 8 and 9. The positions of I/O terminals of a normal IC are not identical to those of a reverse IC. Accordingly, the prior art prepares a probe card for testing normal ICs and a probe card for testing reverse ICs. The probe card for normal ICs are not applicable to reverse ones, and the probe card for reverse ICs are not applicable to normal ones. On the other hand, the probe card of FIGS. 15A and 15B according to the present invention has normal test terminais p and reverse test terminais q, to simultaneously test normal and reverse ICs. The probe card has a disk-like

U.S. Patent

Ø

奴

è

4

à

۵

有每每每日每每每多

g

**0**a

Ø

Nov. 25, 1997

5.691.570

FIG. 19





FIG. 20



equi base teste whic for a throu get i the r DEESE be ex ICs. impr

basc

oute

FI semi the F and i meni with The bond bond bond 25 cente and i FI emb

COBS 43 a gate CORD speci CXCO 35 NM( betw poter bond 43.7

m the s show decis 45 is co the s is co 16 0 Vœ

so of th 20 o FIG. A pr die s 55 test i

Ħ proc 43rd a res 60 a C00 resul confi the p sorti bosc leve! P4.

Full

